Evaluation of Xilinx Vivado high-level-synthesis to design a TCP/IP protocol engine

Share

High-level-synthesis (HLS) tools are essential to enable profiting from FPGA-technology in mainstream computing applications.  To date, problems  with regular patterns of data access and computation can be handled, at least to a certain  extent,  using  state-of-the-art  tools like OpenCL, Vivado HLS and others. Reliable, high bandwidth, low latency data transmission is a common issue in many Physics experiment and many actual solutions involve FPGA technology.

However, the requirement on reliability is frequently sacrificed in favor of bandwidth and low latency, due to the complexity of the issue. and custom or simple standard networking protocols like UDP are employed. This work tries to assess the applicability of Vivado HLS to implement the reliable TCP/IP networking protocol starting from a software model in "C". Major topics to be addressed are implementation of the TCP state machine and buffer management. Results of a TCP data transmitter prototype implementation on a Xilinx Zynq evaluation board shall be presented.

 



  Date and Time

  Location

  Contact

  Registration



  • 401 Sunset Ave
  • WINDSOR, Ontario
  • Canada N9B 3P4
  • Building: CEI Building
  • Room Number: 2100

Staticmap?size=250x200&sensor=false&zoom=14&markers=42.3064306%2c 83
  • Co-sponsored by RCIM Lab.
  • Starts 11 May 2015 06:00 PM
  • Ends 14 May 2015 10:00 AM
  • All times are Canada/Eastern
  • No Admission Charge
  • Register


  Speakers

Andreas Kugel

Andreas Kugel of Academic staff member of Heidelberg University at Mannheim, ZITI (Institute of Computer Engineering)