IEEE CTS CAS/SSC Seminar: Rethinking Analog-Digital Interface Circuit Architectures

Share

To join the email list of CTS CAS/SSC Chapter, please send an email to swilk@ieee.org. Our website is at http://ewh.ieee.org/r5/central_texas/cas_ssc/. The linked group is "IEEE CTS SSC/CAS Joint Chapter".


Talk by Prof. Mike Chen from USC



  Date and Time

  Location

  Contact

  Registration



  • 201 East 24th St
  • Austin, Texas
  • United States 78712
  • Building: POB
  • Room Number: 2.402
  • Click here for Map

Staticmap?size=250x200&sensor=false&zoom=14&markers=30.2868693%2c 97
  • See link to map above. Occasionally you might find street level parking for free -- but watch out for the parking signs and restrictions. Another place to park is SJG, the San Jacinto Garage -- after 6PM, it is $7 to park all night.

  • Starts 17 November 2015 02:25 PM
  • Ends 17 February 2016 03:00 PM
  • All times are US/Central
  • No Admission Charge
  • Register


  Speakers

Mike Chen of USC

Topic:

Rethinking Analog-Digital Interface Circuit Architectures

The trend of modern electronic systems in both wireless and wireline applications demands increasing bandwidth, dynamic range, and reconfigurability but low power and cost. On the other hand, the technology scaling is slowing down its pace and incurs significant cost particularly for analog designs. Those factors have driven the mixed-signal design community to pursue new circuit architectures towards unprecedented performance, power efficiency and flexibility. In this talk, we will examine several such attempts in ADC, DAC, and PLL designs recently demonstrated by our group members, just as examples. Several initial CMOS prototypes achieve encouraging performance and power efficiency in comparison with the state of the arts. More importantly, they tout the potential for many future extensions, and hopefully enable more low-cost high-performance analog-digital interface circuits to transform future electronic system designs.

Biography:

Mike Shuo-Wei Chen received the B.S. degree from National Taiwan University in 1998, and the M.S. and Ph.D. degree from the University of California, Berkeley in 2002 and 2006, all in Electrical Engineering. As a graduate student, he proposed and demonstrated the asynchronous SAR ADC architecture, which has already been adopted today in industry. Since 2006, he has been working on mixed-signal and RF circuits for various wireless standards at Atheros communications (now Qualcomm-Atheros). He joined EE department at University of Southern California since 2011, and currently holds Colleen and Roberto Padovani Early Career Chair position. His research group is having fun with exploring the limit of analog mixed-signal, RF ICs, Bio-inspired electronics, and signal processing techniques for circuits and systems.

Dr. Chen received an honourable mention in the Asian Pacific Mathematics Olympiad, 1994. He was the recipient of NSF Faculty Early Career Development (CAREER) Award, DARPA Young Faculty Award (YFA) both in 2014, UC Regents’ Fellowship at Berkeley in 2000 and Analog Devices Outstanding Student Award for recognition in IC design in 2006.

Address:Texas, United States

Mike Chen of USC

Topic:

Rethinking Analog-Digital Interface Circuit Architectures

Biography:

Address:Texas, United States





Agenda

12-1pm