Demystifying Signal Integrity in High-Speed Designs: A public lecture on EMC by IEEE Distinguished Lecturer Prof. Ram Achar


The SA IEEE AP/MTT/EMC society is hosting IEEE EMC Society Distinguished Lecturer Ram Achar for a two-city lecture series, to which you are cordially invited.

Events are registered for ECSA CPD credits.


Date: 03-May-16 
Time: 10:00 - 12:00 
Venue: University of Pretoria, CEFIM Auditorium

Date: 05-May-16
Time: 9:00 - 11:00 
Venue: Stellenbosch University, SE202 Reception Area, Engineering Complex 


Abstract:With the increasing demands for higher signal speeds coupled with the need for decreasing feature sizes, signal integrity effects such as delay, distortion, reflections, crosstalk, ground bounce and electromagnetic interference have become the dominant factors limiting the performance of high-speed systems. These effects can be diverse and can seriously impact the design performance at all hierarchical levels including integrated circuits, printed circuit boards, multi-chip modules and backplanes. If not considered during the design stage, signal integrity effects can cause failed designs. Since extra iterations in the design cycle are costly, accurate prediction of these effects is a necessity in high-speed designs. Consequently, preserving signal integrity has become one of the most challenging tasks facing designers of modern multifunction and miniature electronic circuits and systems.  This talk provides a comprehensive approach for understanding the multidisciplinary problem of signal integrity: issues/modeling/analysis in high-speed designs.

  Date and Time




  • University of Pretoria Hatfield Campus
  • Lynnwood Road
  • Pretoria, Gauteng
  • South Africa
  • Building: CEFIM Building
  • Room Number: Auditorium

Staticmap?size=250x200&sensor=false&zoom=14&markers= 25.754235%2c28
  • Starts 11 April 2016 08:00 AM
  • Ends 29 April 2016 11:00 AM
  • All times are Africa/Johannesburg
  • No Admission Charge
  • Register


Prof Ram Achar of Carleton University


Demystifying Signal Integrity in High-Speed Designs



Address:Ottowa, Ontario, Canada


10h00: Welcoming and introduction (Tinus Stander)
10h05: Main event (Prof Ram Achar)
11h00: Refreshment Break
11h20: Main Event (Prof Ram Achar)
11h50: Conclusion, Q&A